Abstract
Introduction
The performance of many digital system today is limited by the interconnection bandwidth between chips, boards, and cabinets. Although the processing performance of typical integrated systems has increased dramatically since the inception of the integrated circuit technology, the communication bandwidth between chips has not enjoyed a similarly dramatic increase. To facilitate off-chip communication, most VLSI circuits drive un-terminated lines with full-swing CMOS drivers and use'CMOS gates as receivers. Hence, the bandwidth of such full-swing CMOS interconnect is limited by the length of the line rather than the performance of the semiconductor technology. Thus, as VLSI technology scales, the pin bandwidth does not improve with the technology, but rather remains limited by board and cable geometry, making off-chip bandwidth an even more critical bottleneck.
Serial data transmission is based on sendingkeceiving binary hits of information as a series of optical or electrical pulses. However, the transmission channel This paper presents the design, verification, system integration and the physical realization of a monolithic high-speed clock and data recovery circuit with an operation range between 2.4 Gbps and 3.2 Gbps. The circuit is implemented and produced by using commercially available 0.13-pm digital CMOS technology. The entire circuit architecture is built witha fully differential approach, consisting of symmetrical blocks and signal paths organized with special lowvoltage design and layout techniques. The circuit architecture has been realized as a twoloop structure consisting of coarse and fine loops, each of which is capable of processing the incoming reference low-speed clock and high-speed random data respectively. The block diagram of the two-loop clock recovery circuit is given in Fig. 1 . To realize the proposed circuit architecture, dynamics of the two separate loops have been determined individually and specifications of each block were evaluated. In the initial stages of the design, the CDR has been modelled and simulated by using MATLAB and Simulink software. Basic building blocks of the two-loop architecture are: (i) frequency detector for coarse loop,
General Architecture of the CDR Block
(ii) charge pump for the coarse loop, (iii) phase detector for the fine loop, (iv) charge pump for the fine loop, (v) differential voltage-controlled oscillator (VCO), and (vi) differential loop filter.
The frequency detector in the coarse loop guarantees that the device locks to the proper data frequency, and a phase detector then aligns the clock edges with the input data edges. The fnst loop for frequency acquisition is called "coarse loop", since it helps VCO clock frequency to reach data frequency by bigger steps. The second loop for phase alignment is called "fine loop", since it shifts the phase of the VCO clock to retime the data with smaller steps. Two loops are necessary because a phaselocked loop alone has a slow and unreliable frequency acquisition range. First, the frequency detector reduces the error in frequency between input data and the VCO. Once the frequency error is sufficiently small, the phase detector takes over and aligns the phase of the clock to match the input data. During this final stage of the operation, the output of the frequency detector is equal to zero, and no longer affects the operation of the circuit.
---~ . . . Figure 2 shows the simulated VCO control voltage variation and the "lock" signal generated by the lock detector. Note that the coarse loop ceases its operation when the lock signal is raised and the fine loop takes over. Since the frequency locking is a c o m e process, the control voltage of the VCO is allowed to fluctuate in a very wide range during frequency detection part of the data recovery operation. However, phase locking requires more precise and fine adjustment, thus, the VCO control voltage variation is much more limited during the phase alignment part.
CDR Architecture Components
represent significant design challenges. In the coarse loop, the frequency detector was designed for operating frequencies between 2.4 GHz I 16 = 150 MHz and 3.2 GHz / 16 = 200 MHz. Since the operation speed is relatively limited, classical logic building blocks were deemed to be sufficient for the construction of the PFD.
A completely symmetric differential charge-pump (see Fig. 3 ) was designed for the coarse loop. The circuit receives the differential UP and DN signals generated by the PFD, and controls the amount of charge deposited at its capacitive output nodes. An innovative common-mode feedback (CMFB) circuits has also been designed to sense and to correct the differential output of the charge-pump circuit. The differential phase detector (PD) in the fine loop section has been realized as a Hogge-type PD (Fig. 4) , which is well known in the literature 131. Since fine loop operates at a frequency range of up to 3.2 GHz, however, special attention must be paid to the transient performance of its components in order to ensure minimum static phase offset. Note that the set-up and hold times as well as the overall delay of the DFF directly influence the fine loop performance. Similarly, the XOR gates must be able to detect phase differences around a few picoseconds.
A number of completely novel and innovative circuit blocks have been implemented as key building blocks of the CDR architecture, which will be presented in the following. While the circuit speed in general benefits from the advantages of the 0.13-pm digital CMOS technology, limitations imposed by the technology also Matching of the transistors in the fine loop control circuitry has considerable effect on the overall system performance. Thus, special attention has been paid on the layout of the circuit. The dead zone of the circuit, which corresponds to the static phase offset at the output of the CDR, is 12 ps under worst-case conditions at 3.2 Gbps data rate.
The VCO of the system is common for both coarse and fine loops. The VCO has differential control voltages and differential output as the rest of the system blocks. A four-stage ring oscillator architecture has been used in the core of the VCO. The delay-interpolation in the delay stages of the VCO gives a wide linear tuning range opportunity to the overall CDR system [4] . The VCO also uses self-biasing, which completely avoids the need for external biasing such as bandgap circuits.
A digital buffer chain amplifies the VCO output in order to obtain a rail-to-rail clock output and a high drive capability. The supply current of the VCO is 6.21 mA while output amplifier consumes itself 4 mA of the total supply current.
The passive loop filter i s also designed as a fully differential circuit. Capacitors of the loop filter have been implemented by using nMOS devices. Resistors of the loop filter have been implemented with unsalicided N-poly layer.
Top Level Design Considerations
The top-level layout of the CDR circuit is shown in Fig. 7 . Note that the circuit has a very symmetric layout structure, with the VCO, CMFB and the divide-by-16 circuits placed in the center. Coarse-loop and fine-loop controls, as well as the loop filter components are placed on both sides of the symmetry axis. The circuit is surrounded by large filter capacitors that are used to decouple the power supply and the ground.
block to serialize the parallel data coming from the digital core. The block diagram of the SERDES macro is given in Fig. 8 . A typical application for the use of SERDES macro can be a chip where N numbers of channels are employed in parallel (see Fig. 9 ). It is assumed in such a system that the external high-speed clock (> 2.4GHz) or a synchronous reference low speed clock is transmitted to the chip within the system from the PCB or the backplane. Each receiver channel has a dedicated clock recovery cell, which extracts the clock from the incoming data and aligns this clock in-phase with the data. The recovered data is desenalized with the system clock with a custom FIFO-SIP0 circuitry and the low speed parallel data is transmitted to the digital core. The receiver side of the designed SERDES consists of an integrated PLL-based clock and data recovery block, an elastic memory and a serial-in-parallel-out block. In some applications, the high-speed system clock anives the chip together with the data. The clock and data recovery block retimes the data with the generated write clock. The transition between the two same-frequency clock domains is accomplished by the elastic memory. The recovered data is synchronized to the read clock (the system clock) after this block. Thus, the entire interface operates synchronously with the high-speed system clock or its IOW speed derivative. The transmit side involves a parallel-in serial-out (PISO) 
Conclusions
A versatile and high-performance CDR architecture was realized using conventional 0.13-pm digital CMOS technology. The circuit is capable of operating at sampling frequencies of up to 3.2 GHz, and still can achieve the robust phase alignment. The overall power consumption is estimated as 18.6 mW at 3.2 GHz sampling rate. The overall silicon area of the CDR is approximately 0.3 nun2 with its internal loop filter capacitors.
